Links

  Program

  CFP: txt | html

  Submitting Paper

HPPAC 2008
HPPAC 2007
HPPAC 2006

HPPAC 2005


Important Dates

 

Paper submission:
23 December 2008
at 11:59PM EST


Author notification: 10 January 2009
19 January 2009


Camera-ready due: 19 January 2009
9 February 2009



International Parallel and Distributed Processing Symposium

Rome, Italy


The Fifth Workshop on
High-Performance, Power-Aware Computing

May
25, 2009, Rome, Italy

 

 

The 5th Workshop on High-Performance, Power-Aware Computing (HPPAC 2009) will be held May 25, 2009 from 8:30 AM - 4:00 PM in Rome, Italy, in conjunction with the 23rd Annual International Parallel & Distributed Processing Symposium (IPDPS 2009), May 25-29, 2009, Rome, Italy.

Keynote Address

Raphael Wong, Supermicro
"Energy-Efficient Computing: Challenges and Solutions"

Scope

High-performance computing is and has always been performance-oriented. However, a consequence of the push towards maximum performance is increased energy consumption, especially in datacenters and supercomputing centers. Moreover, as peak performance is rarely attained, some of this energy consumption results in little or no performance gain. In addition, large energy consumption costs datacenters and supercomputing centers a significant amount of money and wastes natural resources.

The main goal of this workshop is to provide a timely forum for the exchange and dissemination of new ideas, techniques, and research in high-performance, power-aware computing (HPPAC). HPPAC will present research that reduces (1) power consumption, (2) energy consumption, or (3) heat generation with little or no performance penalty in high-performance computing systems. In effect, the workshop aims to move towards "greener" solutions for datacenters and supercomputing centers. Examples include Green Destiny (2001), The Green Grid (2007), The Green500 List (2007), and the INRIA Green-Net Initiative (2008).


Topics

  • Novel power-aware architectures for HPC
  • Power-aware middleware for HPC
  • Power-aware runtime systems for HPC
  • Reduced power/energy/heat algorithms & applications
  • Surveys or studies of power/energy/heat usage of HPC applications

Workshop Co-Chairs

  • Laurent Lefevre, INRIA, France

  • Wu-chun Feng, Virginia Tech, USA

Program Committee (Tentative)

  • Frank Bellosa, University of Karlsruhe, Germany

  • Kirk Cameron, Virginia Tech, USA

  • Bronis de Supinski, Lawenrce Livermore National Laboratory, USA

  • Hank Dietz, University of Kentucky, USA

  • Vincent W. Freeh, North Carolina State University, USA

  • Rong Ge, Marquette University, USA

  • Jean-Patrick Gelas, University of Lyon, France

  • Chung-Hsing Hsu, Los Alamos National Laboratory, USA

  • Laurent Lefevre, INRIA, France

  • David K. Lowenthal, University of Georgia, USA

  • Satoshi Matsuoka, Tokyo Institute of Technology, Japan

  • Hiroshi Nakamura, The University of Tokyo, Japan

  • Dimitris Nikolopoulos, Virginia Tech, USA

  • Jean-Marc Pierson, IRIT, France

Cyber Chair

  • Rong Ge, Marquette University, USA