CFP: txt | html

  Submitting Paper

HPPAC 2014
HPPAC 2013
HPPAC 2012
HPPAC 2011
HPPAC 2010
HPPAC 2009
HPPAC 2008
HPPAC 2007
HPPAC 2006

HPPAC 2005

Important Dates


Paper submission:
11 January 2015
18 January 2015 at 11:59PM EST

Author notification:
14 February 2015

Camera-ready due:
28 February 2015

International Parallel and Distributed Processing Symposium

Hyderabad, India

The Eleventh Workshop on
High-Performance, Power-Aware Computing

29, 2015, Hyderabad, India



The 11th Workshop on High-Performance, Power-Aware Computing (HPPAC 2015) will be held May 29, 2015 from 8:30 AM - 4:00 PM in Hyderabad, India, in conjunction with the 29th International Parallel & Distributed Processing Symposium (IPDPS 2015), May 25-29, 2015, Hyderabad, India.

Keynote Address

Richard Vuduc, Georgia Tech
"On algorithmic execution time, energy, and power"


High-performance computing is and has always been performance-oriented. However, a consequence of the push towards maximum performance is increased energy consumption, especially in datacenters and supercomputing centers. Moreover, as peak performance is rarely attained, some of this energy consumption results in little or no performance gain. In addition, large energy consumption costs datacenters and supercomputing centers a significant amount of money and wastes natural resources.

The main goal of this workshop is to provide a timely forum for the exchange and dissemination of new ideas, techniques, and research in high-performance, power-aware computing (HPPAC). HPPAC will present research that reduces (1) power consumption, (2) energy consumption, or (3) heat generation with little or no performance penalty in high-performance computing systems. In effect, the workshop aims to move towards "greener" solutions for datacenters and supercomputing centers. Examples include Green Destiny (2001), The Green Grid (2007), The Green500 List (2007), and the INRIA Green-Net Initiative (2008).


  • Novel power-aware architectures for HPC
  • Power-aware middleware for HPC
  • Power-aware runtime systems for HPC
  • Reduced power/energy/heat algorithms & applications
  • Surveys or studies of power/energy/heat usage of HPC applications

Workshop Co-Chairs

  • Wu Feng, Virginia Tech, USA

  • Barry Rountree, Lawrence Livermore National Laboratory, USA

Program Committee

  • Patrick Bridges, University of New Mexico, USA

  • Laura Carrington, San Diego Supercomputing Center, USA

  • Jonathan Eastep, Intel, USA

  • Roberto Gioiosa, Pacific Northwest National Laboratory, USA

  • Carla Guillen, Leibniz Supercomputing Center, Germany

  • Joseph Greathouse, AMD, USA

  • Chung-Hsing Hsu, Oak Ridge National Laboratory, USA

  • James Laros, Sandia National Laboratories, USA

  • Aniruddha Marathe, University of Arizona, USA

  • Naoya Maruyama, RIKEN Advanced Institute for Computational Science, Japan

  • Tali Moreshet, Boston University, USA

  • Mustafa Rafique, IBM Research, Ireland

  • Suzanne Rivoire, Sonoma State University, USA

  • Thomas Scogland, Lawenrce Livermore National Laboratory, USA

  • Balaji Subramaniam, Virginia Tech, USA

Publicity Chair

  • Shuaiwen Leon Song, Pacific Northwest National Laboratory, USA